Pallab Dasgupta

Professor, Department of Computer Science & Engineering,
Indian Institute of Technology Kharagpur.

Professor-in-Charge, Academy of Classical and Folk Arts,
Indian Institute of Technology Kharagpur

Ph: +91-3222-283470 (Off),
        +91-3222-283471 (Res)
Email: pallab@cse.iitkgp.ac.in   Home: http://cse.iitkgp.ac.in/~pallab

(1967 -   )

AREAS OF EXPERTISE   Formal Methods, Trusted AI, Electronic Design Automation

APPOINTMENTS

ACADEMIC APPOINTMENTS	2013-	Professor in Higher Administrative Grade, IIT Kharagpur
	2007- 2013	Professor, Dept. of Computer Science and Engineering, IIT Kharagpur
	2002- 2007	Associate Professor, Dept. of Computer Science and Engg, IIT Kharagpur
	1998- 2002	Assistant Professor, Dept. of Computer Science & Engg, IIT Kharagpur
	1995- 1998	Visiting Lecturer, I.I.T. Kharagpur
ADMINISTRATIVE APPOINTMENTS	2016- 2019	Dean, Sponsored Research and Industrial Consultancy, IIT Kharagpur
	2014- 2016	Associate Dean, Sponsored Research and Industrial Consultancy
	2009-	Director, Synopsys CAD Labs, IIT Kharagpur
	2007- 2010	Chairman, Advanced VLSI Consortium, IIT Kharagpur
	2019-	Professor-in-Charge, Academy of Classical and Folk Arts, IIT Kharagpur

AWARDS AND RECOGNITION

NATIONAL AWARDS	- Fellow of the Indian Academy of Science - Fellow of the Indian National Academy of Engineering - Young Scientist Medal of Indian National Science Academy (1999) - Young Engineer Medal of Indian National Academy of Engineering (2002) - Young Associate of the Indian Academy of Sciences (1998 – 2002) - Fellow of the Institution of Electronics and Telecom Engineers, India - Jagadis Bose National Science Talent Search Scholarship (1986 – 1990)
INDUSTRY AWARDS	- IESA Techno-mentor Award (2012) conferred by the Indian Electronics and Semiconductor Association - Qualcomm Faculty Award (2021) - IBM Faculty Award (2007)
INSTITUTE AWARDS	- Institute Silver Medal (1st rank in Btech), Computer Sc & Engg, IIT Kharagpur (1990) - Institute Silver Medal (1st rank in MTech), Computer Sc & Engg, IIT Kharagpur (1992) - A K Singh Distinguished Chair Professor in Artificial Intelligence, IIT Kharagpur (2018-20)

EDUCATION

1995   Ph.D. Computer Science & Engineering, Indian Institute of Technology Kharagpur.

1992   M.Tech Computer Science & Engineering, Indian Institute of Technology Kharagpur.
-- ranked first in the department with GPA of 9.6 / 10.0

1990   B.Tech Computer Science & Engineering, Indian Institute of Technology Kharagpur.
-- ranked first in the department with GPA of 9.98 / 10.0

RESEARCH PROFILE

− ~230 research publications (92 Jour,137 Conf), 20+ PhD guidance, 2 US patents

− Publications grouped by areas can be found in this document, whereas publications grouped by year can be accessed from: https://dblp.org/pid/39/2452.html

− Industry sponsored research (spanning 25 years) – Intel, Synopsys, SRC, National Semiconductors, Freescale Semiconductors, Texas Instruments, General Motors, IBM, Qualcomm, Google, Indian Railways, Hindustan Aeronautics Ltd.

− Areas of Research Contributions:

  o **Formal Methods** – Assertion languages and formalisms, Model checking, Consistency and Coverage, Cohesive formal + simulation-based verification, Counter-example ranking, Formal bug taxonomies

  o **Formal and Semi-formal Verification of Integrated Circuits** – Formal verification of power management logic, SAT based power / timing analysis, Property grouping, Assertion refinement, Assertion-guided simulation, Assertion hierarchy for large integrated circuits, Assertion-guided fault simulation.

  o **Assertions for Analog / Mixed-Signal Designs** – AMS assertion languages and tools, Lifting assertions to real valued Features, Precision and sampling issues for assertion checking over AMS simulation, Verification of power management with analog power domains, Machine learning for enhanced AMS fault coverage

  o **Formal Methods in Automated Control and Embedded Systems** – Control loop execution patterns with provable guarantees, SAT/SMT based verification of automated control, Energy optimization in automated control, Formal verification of railway signaling / interlocking logic, Formal verification of avionic RTOS, Formal verification of access control policies in networks

  o **Trusted Artificial Intelligence** – Program-driven RL agents in autonomous driving, Learning adaptive safety shields for safe RL, Semi-lexical languages for combining reasoning with machine learning, Mining causal relations from time series, Integrating rule-based knowledge into deep learning systems, Safety augmentation in Decision Trees, Bayesian optimization for identifying safety corners, Adversarial AI planning for finding gaps in specifications

  o **Classical Artificial Intelligence** – Multi-objective heuristic search, Multi-objective AND/OR Graph search, AI planning as a verification tool, Partial Order Search in Game Trees, Integrating deduction with constraint optimization, Agent searching

  o **Other Areas** – Computational musicology (pitch extraction from music, representing the deep structure of Indian ragas as semi-lexical languages), Distributing computing (agreement protocols, managing timing in federated automotive platforms).

TEACHING SUMMARY

− Recent Subjects – Artificial Intelligence (200+ students), Formal systems, Foundations of Computing Science, Advanced Graph Theory, Distributed Systems, Testing and Verification of Integrated Circuits

− Past Subjects – Database Management Systems, Algorithms, Operations Research, Programming and Data Structures, Computational Foundations of Cyber-Physical Systems,

− Popular lectures series in YouTube (viewed worldwide):

  o Artificial Intelligence: https://www.youtube.com/playlist?list=PL6EE0CD02910E57B8
    This series is the first AI course on NPTEL (National Program on Technology Enhanced Learning), India's national portal on technical education. This series has more than 200,000 views worldwide. An updated version of several lectures, recorded in 2020 is available here:
    https://www.youtube.com/playlist?list=PLLqQtEFbc-k0w19vZmFbn4SQ407CQeCwO

  o Distributed Computing: This series has more than 90,000 views worldwide.
    https://youtube.com/playlist?list=PLUJ7JmcrTifBROWODSG8wgyl20XgBuE-N

  o Verification: This series has been used in several companies for training.
    https://youtube.com/playlist?list=PLUJ7JmcrTifAatybgmAs6zc4q4m96X08G

PROFESSIONAL AND LEADERSHIP SERVICES

− Associate Editor, IEEE Trans. on Computer Aided Design of Int. Circuits and Systems (2015-2018)

− Vice Chair (India) of IEEE Council on Electronic Design Automation (2016-2018)

− Council Member of Indian Association for Research in Computer Science (2013-2014)

− Founder of Synopsys CAD Lab, IIT Kharagpur with Dr Pradip Dutta, President, Synopsys India (2009)

− Chairman, Advanced VLSI Consortium (consortium of 15 semiconductor and EDA companies) 2007-2010. This was the largest research consortium of semiconductor companies in the country at a time when the VLSI industry in India was growing in research.

− Founder of the Indo-German Center for Intelligent Transportation System in collaboration with Technical University of Munich, Germany.

− Founder and PI of FMSAFE: Center for Formal Methods in Safety Critical Systems in partnership with two other IITs. This center has been created under the IMPRINT program of India.

− Founder of the Academy of Classical and Folk Arts, IIT Kharagpur (2020 -)

− Co-Founder and Co-PI of Center for Artificial Intelligence for Societal Needs, IIT Kharagpur

− Co-Founder and Co-Principal Investigator of Science and Heritage Initiative (SandHI), IIT Kharagpur

− Co-Founder and Co-Principal Investigator of General Motors Collaborative Research Lab, IIT Kharagpur

− Professor-in-charge of SPIC MACAY, IIT Kharagpur Chapter (2000 – 2016)

− Co-Founder of Advanced Manufacturing Consortium, IIT Kharagpur (conceived the consortium model as the Dean, Sponsored Research and Industrial Consultancy, IIT Kharagpur).

FORAYS IN MUSIC AND CULTURE

I play an Indian Classical stringed instrument called the sitar (shown in the picture).

I am currently collaborating with Padma Bhushan Pt Ajoy Chakraborty, legendary classical vocalist and scholar, on studying the deep structure of Indian Ragas and their representation as semi-lexical languages – a study which is expected to highlight the creative liberty in Indian Classical Music from a cognitive perspective.

I am also using the raga system to understand the cohesion between imitation based learning and grammar (rule) based learning, and translating that to combinations of rule-based reasoning and machine learning.

PhD THESIS GUIDANCE

Awarded:
1. Design Intent Verification by Formal Property Coverage, *Prasenjit Basu.*
2. Formal Analysis of Property Specifications: Consistency, Coverage and Synthesis, *Sayantan Das*
3. Formal Methods for accelerating formal, semi-formal and dynamic property verification through novel specification styles, *Ansuman Banerjee*
4. SAT Based Solutions for Timing and Power Estimation in Gate Level Circuits, *Suchismita Roy*
5. Formal and semi-formal verification methods with constrained random test benches, *Bhaskar Pal*
6. A symbolic event propagation approach for solving timing problems of digital circuits, *Arijit Mondal*
7. Model checking techniques for Reasoning about Events and Extremal Properties in Timed Systems, *Jatindra Kumar Deka*
8. Formal Methods for Early Time-Budgeting in Component-based Embedded Control Systems, *Manoj Dixit*
9. Formal Analysis of Security Policy Implementations in Enterprise Networks, *Padmalochan Bera*
10. Assertions – from a mixed-signal perspective, *Subhankar Mukherjee*
11. Formal and Semi-Formal Methods for Application Specific Usage Control and Security, *Rajkumar P.V.*
12. Formal Methods for Aiding Verification of Local Design Changes in Digital Integrated Circuits, *Srobona Mitra* [Winner of Google Women in Engineering Award]
13. Search Techniques for finding Alternative Solutions for AND/OR Graphs and Bi-objective Optimization Problems, *Priyankar Ghosh*
14. Formal Methods for Architectural Power Intent Verification and Functional Reliability Analysis, *Aritra Hazra* [Winner of ACM India Best PhD Dissertation, IBM Best PhD thesis, IESA Technovation Award]
15. Automated Planning Based Methods for Early Verification of Reactive Control Systems, *Kamalesh Ghosh*
16. Assertion Based Analysis of Mixed Signal Systems, *Antara Ain*
17. Multi-rate Strategies for Power and Bandwidth Optimization in Embedded Control, *Rajorshee Raha*
18. A Formal Approach towards Pattern Guided Scheduling in Embedded Control Systems, *Sumana Ghosh*
19. Algorithms for Formal Feature Analysis and Inference Learning for Hybrid Systems, *Antonio A Bruto da Costa*
20. Revisiting Fault-Analysis of Block Ciphers: Attacks, Defenses and Evaluation Frameworks, *Sayandeep Saha*
21. A Unified Framework for Pitch Extraction from Human Voice, *Pradeep Rengaswamy*

Submitted:
22. Hierarchical Planning and Control in Model-based Design of Systems and Circuits, *Rajib Lochan Jana*
23. Management and Verification of Power and Thermal Contracts in Integrated Circuits, *Sudipa Mandal*

SPONSORED RESEARCH

A.   SELECTED INDUSTRY SPONSORED PROJECTS

Domain: Verification of Digital Integrated VLSI Circuits

1   **Intel** (Folsom, USA and Haifa, Israel)   2002 - 2005
Formal methods for verification of architectural properties and computing formal coverage metrics was integrated into Intel's Formal Verification tool suite developed at Intel, Haifa.

2   **National Semiconductors**, (Santa Clara, USA)   2003 – 2007
A tool called GENSTIMULI was developed for the Technology Infrastructure Group of National Semiconductors (now TI), which uses formal methods for generating tests for custom cell characterization.

3   **Synopsys** (Bangalore, India and Massachusetts, USA)   2000 – 2008
Design of Assertion Languages and Formal Specification Formalisms (some of which are now part of the SystemVerilog Standards). Several toolkits and patented verification technologies were developed.

4   **Intel** (Bangalore, India)   2009 – 2012
Formal methods for post-silicon validation of bug-fixes and Counter-example Ranking in Intel's processors. PhD student, Srobona Mitra, won the Google Anita Borg Woman in Engineering Award for this work.

5   **Synopsys CAD Laboratory**   2009 –
Synopsys CAD Labs, IIT Kharagpur was set up for undertaking projects in the areas of design automation for verification, testing, and security. Synopsys conferred the prestigious Charles Babbage Grant to this Lab.

Domain: Verification of Mixed-Signal Integrated Circuits

1   **National Semiconductor** Corp., (Greenock, Scotland)   2007 – 2010
Methods for verifying integrated power management units (PMUs) which are large integrated AMS circuits used in portable power devices like cell phones, PDAs and Laptops. The methods use formal hybrid automata based behavioral models.

2   **Semiconductor Research Corporation** (SRC), USA   2008 – Date
Technology for verification of formal analog properties over AMS simulators. Phase-2 of the project deals with abstract interpretation of formal equivalence features between AMS designs/models.

3   **Texas Instruments** (custom funded via Semiconductor Research Corp) 2018 – Date
Technology for formal coverage management of large analog and mixed-signal integrated circuits.

4   **Intel**, USA   2018 – 2021
Technology for mining dense time assertions from time series data

Domain: Verification of Power Intent and Power Management Strategies

1   **Synopsys** (California, USA and Bangalore, India)   2008 – 2013
Formal verification technology for verifying the architectural power management strategy of large integrated circuits. A tool has been developed using the technology.

2   **Intel** (Bangalore, India)   2010 – 2012
Tool for evaluating power management strategies for mobile portable platforms.

3   **Intel** Global Research (USA)   2015- Date
Formal verification of power management strategies for mixed-signal power domains.

Domain: Verification of Automotive Control

1   General Motors (India Science Labs)   2007 – 2009
Technology for verification of formal properties on the fly over execution traces of UML state-charts was integrated into a tool being used by GM for verification of automotive control software.

2   General Motors (India and Warren, USA)   2009 – 2012
Formal verification of feature specifications for automotive control subsystems using AI planning techniques. This research led to a joint patent with General Motors.

Domain: Software Verification

1   Google.   2008 – 2009
Developing formal methods for verifying web-service protocols

2   Hindustan Aeronautics Ltd.   2015 – 2018
Formal verification of India's first indigenous avionic Real Time Operating System. The RTOS is now flying with the Hawkeye aircraft of HAL.

Domain: Verification of Railway Signaling and Interlocking

1   Indian Railways   2013 -- 2017
Formal methods for proving the correctness of Electronic Interlocking Logic for railway signaling.

B.   SELECTED GOVERNMENT SPONSORED PROJECTS

Developing Explainable Artificial Intelligence for Connected and Autonomous Vehicles (2019-2021)
1   DST-UKIERI project in collaboration with the Warwick Manufacturing Group, UK. This project aims to develop explainable and safe reinforcement learning frameworks for autonomous driving and ADAS tasks.

Artificial Intelligence For Societal Needs (2013-2017)
2   This project funded under the Diamond Jubilee Research Grant, IIT Kharagpur brought together researchers from various departments to work for AI solutions to problems in Agriculture, Environment, Power, Disaster Management and Urban Planning.

FMSAFE: A Networked Centre for Formal Methods for Safety Critical Systems (2017-2020)
3   This IMPRINT project funded by MHRD and Ministry of Railways, brings together experts from IIT Kharagpur, IIT Bombay and IIT Kanpur to develop formal verification technology for safety critical systems.

Decoding And Exploring Ancient Classification of Ragas In Indian Classical Music (2014-2018)
4   This project was funded by MHRD under the Science and Heritage Initiative (SandHI). Collaboration with Indian Classical musicians in studying the deep structure of Indian Ragas.

AUTOSAFE: Architecture- Aware Timing Analysis And Formal Verification of Automotive Control Systems (2012-2015)
5   This project was funded by the Indo-German Science and Technology Center to IIT Kharagpur and TU Munich. This project laid the foundations for the two universities to come together to set up an Indo-German Center for Intelligent Transportation Systems at IIT Kharagpur recently.

TOOLS AND TECHNOLOGY

PATENTS

US PATENT No: US 7,797,123 Sep 14, 2010

- ***Method and Apparatus for Extracting Assume Properties from a Constrained Random Test Bench***, Inventors: K.Dey, E.Cerny, Pallab Dasgupta, B.Pal, P.P.Chakrabarti.

This patent describes a technique for automatically extracting formal logical constraints on the environment of a circuit, where the environment is described by means of a test-bench developed in SystemVerilog. Developing environment constraints (called *assume properties*) is a non-trivial task and is one of the main concerns in formal verification of reactive systems. The patented technique automated this problem. The patent was jointly obtained with collaborators from Synopsys Inc, and is assigned to Synopsys.

US PATENT No: US 8,082,140, Dec 20, 2011

- ***Parametric Analysis of Real Time Response Guarantees on Interacting Software Components***, Inventors: M.Dixit, S.Ramesh, Pallab Dasgupta.

This patent describes a technique for automatic extraction of linear constraints on the timing of constraint behaviors that are obtained by formally comparing the conjunction of component specifications with formal time-critical end-to-end behaviors in automotive features. The patented technique enables early timing analysis with the help of formal specifications in the development of automotive control features and sub-system technical specifications. The patent was jointly obtained with collaborators from General Motors, and is assigned to General Motors.

TOOLS DEVELOPED AND MAINTAINED BY THE RESEARCH GROUP

PSI-MINER
This is a first of its kind tool for finding temporal causal relations for explaining events in time series data. Developed under a Intel CAD-SRS research grant, this tool is available in the public domain: https://github.com/antoniobruto/PSIMiner

SaVerECS
This is a SMT-based verification tool to formally guarantee the performance and safety of an embedded control software under the influence of process or measurement noises and timing uncertainties (delay, jitters), before implementing them in real-time systems. Support for *non-linearities in the controlled plant and the controller software*, *real-valued constraints* and *control software code as input*, make this tool-chain ideal for verifying real-world hybrid systems. Our tool incorporates semantic support for capturing plant specifications, timing and value-based uncertainties (noise, precision errors), and the control software code. https://github.com/saverecs/SaverECS

CHAMS, DYFET AND FORFET: AMS ASSERTION AND FEATURE EVALUATION TOOLS
This tool suite enables any standard AMS circuit simulator to monitor analog time domain properties and features. These were developed under a recent project sponsored by the Semiconductor Research Corporation (SRC) which is a consortium of semiconductor and EDA companies. One version of this tool has been adopted by Freescale Semiconductors (now NXP). The ForFET tool is now available in the public domain: https://github.com/antoniobruto/ForFET

CoverT

This tool has been developed for Texas Instruments under a research contract from Semiconductor Research Corporation. This is a coverage management tool for large analog and mixed signal integrated circuits. The tool has been integrated into TI's verification environment.

CHASSIS

Verification tool for integrated power management chips. This tool was developed under a collaboration with National Semiconductor Corp, UK for verifying integrated PMUs, which are large scale analog-mixed circuits consisting of linear drop-out regulators, buck regulators and battery chargers. The tool introduced the use of behavioral models based on hybrid automata into the design validation flow of National semiconductors.

POWER-TRUCTOR

Formal verification tool for verifying the architectural power management strategy in large digital integrated circuits. This tool has been developed under the Synopsys CAD Laboratory at IIT Kharagpur.

RAILTOOLS FOR SIGNALING VALIDATION

This tool suite proves the correctness of signaling logic developed for electronic signaling and interlocking systems using formal methods. The tool has been tested on several railway yards in India and is now being considered by RDSO for widespread adoption in the Indian Railways.

PAST TOOLS – NOT MAINTAINED ANYMORE

GEN-STIMULI

This tool was developed for generating minimum length stimulus patterns for custom cell characterization. Adopted by National Semiconductors, this tool uses formal state space analysis to find the shortest stimuli for characterization tests like setup and hold.

COV-ANALYZER

Formal verification coverage analysis tool. This tool has been integrated with the Forspec/Forecast tool suite of Intel with collaboration with the electronic design automation group at Intel, Haifa. The development of this tool was sponsored by the chipset design group at Intel, Folsom, USA.

SPEC-MATCHER

Formal design intent verification tool for digital integrated circuits. This tool was also developed under the research collaboration with Intel. These contributions have been noted in the article, *Fifteen Years of Formal Property Verification at Intel* by Dr Limor Fix, Director, Intel Research Lab, Pittsburgh, in the book, *25 Years of Model Checking*, Springer, 2008, ISBN: 978-3-540-69849-4.

PUBLICATIONS

BOOKS

A Roadmap for Formal Property Verification.
Pallab Dasgupta**,** Springer, 2006.

Multi-objective Heuristic Search*.*
Pallab Dasgupta**,** P.P. Chakrabarti, S.C. DeSarkar,
Vieweg Verlag, Germany, 1999.

Cohesive Coverage Management Leveraging Formal Test Plans
Artitra Hazra, Pallab Dasgupta, P.P. Chakrabarti, Lambert Academic
Publishing, 2012

BOOK CHAPTERS

	Book Chapters	Authors	Publisher, Year
1	*Can Semi-Formal be made more Formal?* Book Title: *Next Generation Design and Verification Methodologies for Distributed Embedded Control Systems.* Ed: S.Ramesh, P.Sampath.	Ansuman Banerjee, Pallab Dasgupta, P.P. Chakrabarti	Springer, 2007
2	*Agent Searching.* Book Title: *Computational Mathematics, Modelling and Algorithms*	Pallab Dasgupta**,** P.P. Chakrabarti, S.C.DeSarkar	Narosa Publishing House, 1999
3	*Early Time Budgeting for Component-Based Embedded Control Systems.* Book Title: *Embedded Systems Development* Ed: A. S-Vincentelli, H. Zeng, M.Di-Natale, P.Marwedel	Manoj J Dixit, S. Ramesh, Pallab Dasgupta	Springer, 2014
4	*Formal Assurance of Signaling Safety: A Railways Perspective.* Book Title: *Handbook of Research on Emerging Innovations in Rail Transportation Engineering* Ed: B Umesh Rai	Pallab Dasgupta Mahesh Mangal	IGI Global, May 2016
5	*A Logical Perspective of Formal Verification: A Narrative on the Genesis and Evolution of the Formal Verification Group at IIT Kharagpur* Book Title: *The Mind of an Engineer* Ed: Purnendu Ghosh, Baldev Raj, INAE	Pallab Dasgupta	Springer 2016
6	*On the Deep Structure of Ragas and Analytic Rating of Music Scores* Book Title: *Heritage Preservation – A computational approach* Ed: Bhabatosh Chanda, Subhasis Chaudhuri, Santanu Chaudhury	Sudipa Mandal, Shilpi Chaudhuri, Antonio Anastasio Bruto da Costa, Gouri Karambelkar, Pallab Dasgupta	Springer 2018

JOURNAL PUBLICATIONS   (GROUPED BY AREA)

ARTIFICIAL INTELLIGENCE

J1. Briti Gangopadhyay; Somnath Hazra; Pallab Dasgupta, Semi-Lexical Languages: A Formal Basis for using Domain Knowledge to Resolve Ambiguities in Deep-Learning based Computer Vision, *Pattern Recognition Letters*, 152, 143-149, 2021.

J2. Briti Gangopadhyay, Harshit Soora, Pallab Dasgupta, Hierarchical Program-Triggered Reinforcement Learning Agents For Automated Driving, *IEEE Trans. on Intelligent Transportation Systems*, DOI: 10.1109/TITS.2021.3096998, (2021).

J3. Antonio Anastasio Bruto da Costa, Pallab Dasgupta, Learning Temporal Causal Sequence Relationships from Real-Time Time-Series, *Journal of Artificial Intelligence Research* (JAIR), 70: 205-243 (2021).

J4. Kamalesh Ghosh, Pallab Dasgupta and S. Ramesh, Automated Planning as an Early Verification Tool for Distributed Control, *Journal of Automated Reasoning*, 54 (1), 31-68, 2015.

J5. Subhankar Mukherjee, P. Dasgupta, A Fuzzy Real Time Temporal Logic, *Int. J. Approx. Reasoning*, 54(9): 1452-1470, 2013.

J6. Priyankar Ghosh, Amit Sharma, P. P. Chakrabarti, Pallab Dasgupta: Algorithms for Generating Ordered Solutions for Explicit AND/OR Structures. *Journal of Artificial Intelligence Research*, (JAIR) 44: 275-333 (2012)

J7. M. Dixit, S.Ramesh and P. Dasgupta. Some results on Parametric Temporal Logic. *Information Processing Letters,* 111(20): 994-998, 2011.

J8. A. Banerjee and P. Dasgupta. The Open Family of Temporal Logics: Annotating Temporal Operators with Input Constraints. *ACM Transactions on Design Automation and Embedded Systems (TODAES),* 10 (3), 492-522, 2005.

J9. K. Chatterjee, P. Dasgupta, P.P. Chakrabarti. The power of first-order quantification over states in branching and linear time temporal logics. *Information Processing Letters,* 91: 201-210, 2004.

J10. K. Chatterjee, P. Dasgupta, P.P. Chakrabarti. A branching time temporal framework for Quantitative Reasoning. *Journal of Automated Reasoning,* 30: 205-232, 2003.

J11. P.Dasgupta, P.P.Chakrabarti, Arnab Dey, S.Ghose and W.Bibel. Solving constraint optimization problems from CLP-style specifications using heuristic search techniques. *IEEE Transactions in Knowledge and Data Engineering,* 14 (2), 2002, 353-368.

J12. P. Dasgupta, P.P.Chakrabarti, J.K. Deka. Min-max event triggered computation tree logic. *Sadhana, (Spl. Issue on Formal Verification),* 27 (2): 163-180, 2002.

J13. A.C.Patthak, I.Bhattacharya, A.Dasgupta, P.Dasgupta, P.P.Chakrabarti. Quantified Computation Tree Logic. *Information Processing Letters,* 82(3): 123-129, 2002.

J14. P.Dasgupta, Jatindra K. Deka, P.P.Chakrabarti and S. Sriram. Min-max Computation Tree Logic. *Artificial Intelligence*, 127 (2001), 137-162.

J15. P.Dasgupta, Jatindra K. Deka and P.P.Chakrabarti. Model checking on Timed Event Structures. *IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems*, Vol 19, No 5, May 2000, 601-611.

J16. P.Dasgupta, P.P.Chakrabarti and S.C.DeSarkar. Multiobjective Heuristic Search of AND/OR Graphs. *Journal of Algorithms*, 20 (1996) 282-311.

J17. P.Dasgupta, P.P.Chakrabarti and S.C.DeSarkar. Searching Game Trees under a Partial Order. *Artificial Intelligence*, 82 (1996) 237-257.

J18. P.Dasgupta, P.P.Chakrabarti and S.C.DeSarkar. Agent Searching in Uniform *b-ary* Trees: Multiple Goals and Unequal Costs. *Information Processing Letters*, 58 (1996) 311-318.

J19. P.Dasgupta, P.P.Chakrabarti and S.C.DeSarkar. New results on Multiobjective State Space Search. *Sadhana*, 21, 3 (1996), 263-290.

J20. P.Dasgupta, P.P.Chakrabarti and S.C.DeSarkar. Utility of *Pathmax* in Partial Order Heuristic Search. *Information Processing Letters*, 55 (1995) 317-322.

J21. P.Dasgupta, P.P.Chakrabarti, S.C.DeSarkar. A correction to Agent Searching in a tree and the optimality of Iterative Deepening. *Artificial Intelligence*, 77 (1995) 173-176.

J22. P.Dasgupta, P.P.Chakrabarti and S.C.DeSarkar. Agent Searching in a tree and the optimality of Iterative Deepening. ***Artificial Intelligence***, 71 (1994) 195-208.

ADVANCED VERIFICATION METHODS FOR INTEGRATED CIRCUITS

J23. Rajib Lochan Jana, Soumyajit Dey, Pallab Dasgupta, Arijit Mondal, Automated Planning for finding Alternative Bug Traces, IET Computers & Digital Techniques, 14 (6), 2020.

J24. Srobona Mitra, Ansuman Banerjee, Pallab Dasgupta, Priyankar Ghosh, Harish Kumar: Formal Guarantees for Localized Bug Fixes. ***IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems***, 32(8): 1274-1287, 2013

J25. Srobona Mitra, Ansuman Banerjee, Pallab Dasgupta and Harish Kumar, Counterexample Ranking Using Mined Invariants***, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Sytems***, 32(12), 1978-1991, 2013.

J26. S. Mitra, P. Ghosh and P. Dasgupta, Verification by parts: Reusing component invariant checking results, *IET Computers and Digital Techniques,* 6(1): 19-32, Jan 2012.

J27. S. Das, A. Banerjee and P. Dasgupta, Early analysis of critical faults: An approach to test generation from formal specifications. ***IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems*** *(TCAD),* 31(3):447-451, March 2012.

J28. Aritra Hazra, Priyankar Ghosh, Pallab Dasgupta and P. P. Chakrabarti, Cohesive Coverage Management: Simulation Meets Formal Methods, Journal of Electronic Testing: Theory and Applications (JETTA), vol. 28, no. 4, pp. 449-468, 2012.

J29. Arnab Sinha, Pallab Dasgupta, Bhaskar Pal, Sayantan Das, Prasenjit Basu, P.P. Chakrabarti, Design Intent Coverage Revisited. ***ACM Transactions on Design Automation of Electronic Systems***, 14 (1) 2009, 9:1—9:32.

J30. Bhaskar Pal, Ansuman Banerjee, Arnab Sinha, Pallab Dasgupta, Accelerating Assertion Coverage with Adaptive Test-benches, ***IEEE Transactions on Computer Aided Design of Integrated Circuits***, Volume 27, Issue 5, Pages:967 - 972, May 2008.

J31. Ansuman Banerjee, Pallab Dasgupta, P.P. Chakrabarti, Auxiliary state machines + context triggered properties in verification. ***ACM Transactions on Design Automation of Electronic Systems***, 13 (4), 2008, 62:1—62:31.

J32. B.Pal, A.Banerjee, P. Dasgupta, and P.P. Chakrabarti. BUSpec: A framework for generation of verification aids for Standard Bus Protocol Specifications. Integration – the VLSI Journal, Elsevier, Vol 40, I3, pp. 285-304, 2007.

J33. Bhaskar Pal, Arnab Sinha, P. Dasgupta, P.P. Chakrabarti, Kaushik De, Hardware Accelerated Constrained Random Test Generation, IET Computers and Digital Techniques, vol. 1, no. 4, 423-433, 2007

J34. P.Basu, S.Das, A.Banerjee, P. Dasgupta, P.P. Chakrabarti, C.R. Mohan, L.Fix, R.Armoni. Design Intent Coverage – A New Paradigm for Formal Property Verification. ***IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems****,* 25 (10) 1922-1934, 2006.

FORMAL VERIFICATION OF TIMING AND POWER

J35. Sudipa Mandal, Pallab Dasgupta, Aritra Hazra, Chunduri Rama Mohan, Assertions for Protecting Mixed-Signal Latency Contracts in Power Management, *IEEE Transactions on Very Large Scale Integration Systems*, 28 (8), 2020.

J36. Sudipa Mandal, Aritra Hazra, Pallab Dasgupta, Usage-driven Personalization of Power Management Logic, *IEEE Embedded System Letters*, July 2020, DOI:10.1109/LES.2020.3010368.

J37. Pallab Dasgupta, M.K. Srivas, Rajdeep Mukherjee, Formal Hardware/Software Co-Verification of Embedded Power Controllers, *IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems*, 33(12), 2025-2029, 2014.

J38. Aritra Hazra, Sahil Goyal, Pallab Dasgupta and Ajit Pal, Formal Verification of Architectural Power Intent, *IEEE Transaction on VLSI Systems* (TVLSI), vol. 21, no. 3, pp. 78-91, 2013.

J39. Rajdeep Mukherjee, Priyankar Ghosh, Pallab Dasgupta and Ajit Pal, A Multi-Objective Perspective for Operator Scheduling using Fine-Grained DVS Architectures, *International journal of VLSI design and Communication Systems (VLSICS)*, 4(1), 105-122, 2013.

J40. Rajdeep Mukherjee, Priyankar Ghosh, Pallab Dasgupta and Ajit Pal, An Integrated Approach for Fine-Grained Power and Temperature Management During High-level Synthesis, *Journal of Low Power Electronics* (JOLPE), 9(3), 350-362, 2013.

J41. Aritra Hazra, Rajdeep Mukherjee, Pallab Dasgupta, Ajit Pal, Kevin Harer, Ansuman Banerjee, Subhankar Mukherjee: POWER-TRUCTOR: An Integrated Tool Flow for Formal Verification and Coverage of Architectural Power Intent. *IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems* 32(11): 1801-1813, 2013.

J42. A.Mondal, P.P. Chakrabarti and P. Dasgupta. Symbolic event propagation based minimal test set generation for robust path delay faults, *ACM Transactions on Design Automation of Electronic Systems,* vol. 17 (4), 2012.

J43. S. Roy, P.P. Chakrabarti and P. Dasgupta, SAT based timing analysis for fixed and rise/fall gate delay models, *Integration VLSI J*, Elsevier, 40(4), 357-364, 2012.

J44. P. Ghosh, A. Hazra, R. Gonnabhaktula, N. Bhilegaonkar, P. Dasgupta, C.R. Mandal and K. Paul. Power-SIM: An SOC simulator for estimating power profiles of mobile workloads, *Journal of Low Power Electronics,* vol. 8, no. 3, pp. 293-303, 2012.

J45. Suchismita Roy, P.P. Chakrabarti and P. Dasgupta. Bounded Delay Timing Analysis and Power Estimation using SAT, Microelectronics Journal, 41(5), May 2010, 317—324.

J46. S.Roy, P.P.Chakrabarti, Pallab Dasgupta, Satisfiability Models for Maximum Transition Power, *IEEE Transactions on VLSI Systems*, 16 (8), 2008 941—951.

J47. A.Mondal, P.P.Chakrabarti, P.Dasgupta, Statistical Timing Analysis using Symbolic Event Propagation, *IET Circuits, Devices & Systems*, 1(4), 2007, 283—291.

J48. Suchismita Roy, P. Dasgupta, P.P. Chakrabarti, Event propagation for accurate circuit delay calculating using SAT, *ACM Transactions on Design Automation of Electronic Systems,* 12(3), 2007, 36:1—36:23.

ANALOG / MIXED-SIGNAL CAD FOR VERIFICATION

J49. Sudipa Mandal, Pallab Dasgupta. Migrating Assertions from Dense to Discrete Time**, *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems***, 2021 (To appear).

J50. Sayandeep Sanyal, Antonio Anastasio Bruto da Costa, Pallab Dasgupta. Recurrence in Dense-time AMS Assertions, *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, 40(11), 2416-2420 (2021).

J51. Sayandeep Sanyal, Mayukh Bhattacharya, Amit Patra, Pallab Dasgupta, A Methodology for Identification of Internal Nets for Improving Fault Coverage in Analog and Mixed Signal Circuits, *Journal of Electronic Testing: Theory and Applications*, Springer, 36(6): 719-730 (2020).

J52. Antara Ain, Pallab Dasgupta, Interpreting Local Variables in AMS Assertions during Simulation, *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, 38(5): 980-984 (2019).

J53. Antonio A. Bruto da Costa, Goran Frehse, Pallab Dasgupta, Formal Feature Interpretation of Hybrid Systems, *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, 37(11), 2474-2484, 2018.

J54. Antara Ain, Antonio A Bruto Da Costa, Pallab Dasgupta, Feature Indented Assertions for Analog and Mixed-Signal Validation, *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, 35(11), 1928-1941 (2016).

J55. Antonio A Bruto Da Costa, Pallab Dasgupta, Formal Interpretation of Assertion Based Features on AMS Designs, *IEEE Design and Test*, 32(1), 9-17 (2015).

J56. Antara Ain, Subhankar Mukherjee, P. Dasgupta, S. Mukhopadhyay. Post-Silicon Debugging of PMU Integration Errors using Behavioral Models, *Integration – the VLSI Journal,* Elsevier, 46(3), 310-321, 2013.

J57. Subhankar Mukherjee, Pallab Dasgupta, Siddhartha Mukhopadhyay, Scott Little, John Havlicek, Srikanth Chandrasekaran: Synchronizing AMS Assertions with AMS Simulation: From Theory to Practice. *ACM Transactions on Design Automation of Electronic Systems*, 17(4): 38 (2012)

J58. Subhankar Mukherjee, Pallab Dasgupta: Assertion Aware Sampling Refinement: A Mixed-Signal Perspective. *IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems,* 31(11): 1772-1776 (2012)

J59. Subhankar Mukherjee, Pallab Dasgupta: Computing Minimal Debugging Windows in Failure Traces of AMS Assertions. *IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems*, 31(11): 1776-1781 (2012)

J60. Antara Ain, Debjit Pal, Pallab Dasgupta, S. Mukhopadhyay, R. Mukhopadhyay, John Gough. Chassis: A Platform for Verifying PMU Integration using Auto-Generated Behavioral Models, *ACM Transactions on Design Automation of Electronic Systems,* 16(3), June 2011.

J61. Subhankar Mukherjee, P. Dasgupta, S. Mukhopadhyay. Auxiliary Specifications for Context-Sensitive Monitoring of AMS assertions, *IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems,* 30(10): 1446-1457, 2011.

J62. Rajdeep Mukhopadhyay, Anvesh Komuravelli, Pallab Dasgupta, Subrat K. Panda, Siddhartha Mukhopadhyay. A static verification approach for architectural integration of mixed-signal integrated circuits, Integration - the VLSI Journal, Elsevier Pub., 43(1), Jan 2010, 58—71.

J63. Rajdeep Mukhopadhyay, S K Panda, Pallab Dasgupta, John Gough, Instrumenting AMS Assertion Verification on Commercial Platforms, *ACM Transactions on Design Automation of Electronic Systems*, 14 (2), 2009, 21:1—21:47

FORMAL VERIFICATION OF AUTONOMOUS EMBEDDED CONTROL SYSTEMS

J64. Sunandan Adhikary, Amit Gurung, Jay Thakkar, Antonio Bruto Da Costa, Soumyajit Dey, Aritra Hazra, Pallab Dasgupta, SMT-based Verification of Safety-Critical Embedded Control Software, *IEEE Embedded Systems Letters*, 2021 (To appear).

J65. Sumana Ghosh, Soumyajit Dey, Pallab Dasgupta, Performance-driven Post Processing of Control Loop Execution Schedules, *ACM Transaction on Design Automation of Electronic Systems*, 26 (2), 2020.

J66. Rajib Lochan Jana, Soumyajit Dey, Pallab Dasgupta, A Hierarchical HVAC Control Scheme for Energy-Aware Smart Building Automation, *ACM Transactions on Design Automation of Electronic Systems*, 25 (4), 2020.

J67. Sumana Ghosh, Soumyajit Dey, Pallab Dasgupta, Pattern Guided Integrated Scheduling and Routing in Multi-hop Control Networks, *ACM Transaction on Embedded Computing Systems*, 19 (2), 2020.

J68. Sumana Ghosh, Soumyajit Dey and Pallab Dasgupta, Performance and Energy Aware Robust Specification of Control Execution Patterns under Dropped Samples. IET Computers & Digital Techniques (CDT), June 2019, DOI: 10.1049/iet-cdt.2019.0030.

J69. Rajorshee Raha, Soumyajit Dey and Pallab Dasgupta, Algorithmic Approaches for optimizing Electronic Control Unit time using Multi-rate Sampling, *Journal of Control Theory and Technology*, 16(3), 173-190, Springer, 2018.

J70. Sumana Ghosh, Souradeep Dutta, Soumyajit Dey and Pallab Dasgupta. A Structured Methodology for Pattern based Adaptive Scheduling in Embedded Control, **ACM Transactions on Embedded Computing Systems**, 16(5), 2017.

J71. Sumana Ghosh, Soumyajit Dey and Pallab Dasgupta, Co-synthesis of Loop Execution Patterns for Multi-Hop Control Networks, *IEEE Embedded Systems Letters*, 2017 (DOI: 10.1109/LES.2017.2777506).

J72. Shiladitya Ghosh, Arindam Das, Nirvik Basak, Pallab Dasgupta, Alok Katiyar. *Formal Methods for Validation and Test Point Prioritization in Railway Signaling Logic*. **IEEE Transactions on Intelligent Transportation Systems**, 18(3): 678-689, 2017.

J73. Aritra Hazra, Palab Dasgupta and Partha Pratim Chakrabarti. *Formal Assessment of Reliability Specifications in Embedded Cyber-Physical Systems*. Journal of Applied Logic (JAL), Elsevier, 18: 71-104, 2016.

J74. R.Raha, S.Dutta, S.Dey, Pallab Dasgupta. Multi-rate sampling for Power-Performance Tradeoff in Embedded Control. *IEEE Embedded System Letters,* 8(4): 77-80, 2016.

J75. Antara Ain, Pallab Dasgupta, Online Prognosis for Priority Power Supply Restoration, *Sustainable Energy, Grids and Networks,* 2, 61-68, Elsevier, 2015.

J76. Manoj Dixit, S.Ramesh and Pallab Dasgupta, Time-Budgeting: A Component Based Development Methodology for Real-time Embedded Systems, *Formal Aspects of Computing* (FAOC), Springer, 26(3), 591-621, 2014.

J77. Aritra Hazra, Priyankar Ghosh, Satya Gautam Vadlamudi, P. P. Chakrabarti, Pallab Dasgupta: Formal Methods for Early Analysis of Functional Reliability in Component-Based Embedded Applications. Embedded Systems Letters 5(1): 8-11 (2013)

J78. Santhosh Prabhu M, Aritra Hazra and Pallab Dasgupta, Reliability Guarantees in Automata Based Scheduling for Embedded Control Software, IEEE Embedded Systems Letters (ESL), vol. 5, no. 2, pp. 17-20, 2013.

J79. A. Banerjee, Sayak Ray, P. Dasgupta, P. P. Chakrabarti, S. Ramesh, P. V. V. Ganesan. A dynamic assertion-based verification platform for validation of UML designs. *ACM SIGSOFT Software Engineering Notes* 37(1), 2012, 1-14.

FORMAL VERIFICATION OF NETWORK ACCESS CONTROL

J80. Padmalochan Bera, S K Ghosh and Pallab Dasgupta. Policy Based Security Analysis in Enterprise Networks -A Formal Approach, **IEEE Transactions on Network and Service Management**, 7(4), Dec 2010, 231—243.

J81. Padmalochan Bera, S K Ghosh and Pallab Dasgupta. A WLAN security Management Framework based on Formal Spatio-Temporal RBAC Model, Journal of Security and Communication Networks, Aug 2010.

J82. Padmalochan Bera, S K Ghosh and Pallab Dasgupta. Integrated Security Analysis Framework for an Enterprise Network-A Formal Approach, IET Information Security, 4(4), 2010, 283—300.

J83. Padmalochan Bera, Pallab Dasgupta, S. K. Ghosh. Formal Analysis of Security Policy Implementations in Enterprise Networks, International Journal of Computer Networks & Communications (IJCNC), Vol 2(2), pp 56-73, July 2009.

AUTOMATION IN SECURITY

J84. Sayandeep Saha, Ujjawal Kumar, Debdeep Mukhopadhyay, and Pallab Dasgupta, An automated framework for exploitable fault identification in block ciphers, **Journal of Cryptographic Engineering**, Springer, 9(3), September 2019.

J85. Sayandeep Saha, Debdeep Mukhopadhyay, Pallab Dasgupta, ExpFault: An Automated Framework for Exploitable Fault Characterization in Block Ciphers, *IACR Transactions on Cryptographic Hardware and Embedded Systems* (CHES'18), Issue 2, 242-276, IACR 2018.

J86. Sayandeep Saha, Dirmanto Jap, Sikhar Patranabis, Debdeep Mukhopadhyay, Shivam Bhasin, and Pallab Dasgupta, *Automatic Characterization of Exploitable Faults: A Machine Learning Approach*, *IEEE Transactions on Information Forensics and Security*, 14(4), 954-968, 2018.

MUSICOLOGY

J87. Pradeep Rengaswamy, M Gurunath Reddy, Krothapalli Sreenivasa Rao, and Pallab Dasgupta, h f0 : A Hybrid Pitch Extraction Method for Multimodal Voice, *Circuits, Systems, and Signal Processing*, Springer, 1-14, 2020.

J88. Pradeep Rengaswamy, Krothapalli Sreenivasa Rao, and Pallab Dasgupta, SongFo: A Spectrum-Based Fundamental Frequency Estimation for Monophonic Songs, *Circuits, Systems, and Signal Processing*, Springer, 2020.

J89. Pradeep Rengaswamy, M Kiran Reddy, Krothapalli Sreenivasa Rao, and Pallab Dasgupta, Robust f0 extraction from monophonic signals using adaptive sub-band filtering, *Speech Communication*, Vol: 116, 77-85, 2020

MISCALLANEOUS CONTRIBUTIONS

J90. D.Das, P.Dasgupta and P.P.Das. A heuristic for the maximum processor requirement for scheduling layered task graphs with cloning. *Journal of Parallel and Distributed Computing*, 49 (1998), 169-181.

J91. P.Dasgupta, A.K.Majumder and P.Bhattacharya. V_Thr: An Adaptive Load Balancing Algorithm. *Journal of Parallel and Distributed Computing*, 42 (1997), 101-108.

J92. P. Dasgupta. Agreement under faulty interfaces. *Information Processing Letters*, 65 (1997), 125-129.

PUBLICATIONS IN REFEREED INTERNATIONAL CONFERENCES

C1. Briti Gangopadhyay, Pallab Dasgupta, Counterexample Guided RL Policy Refinement using Bayesian Optimization, *NeurIPS* 2021.

C2. Praveen Verma, Pallab Dasgupta, Chandan Chakraborty, ML-assisted Real Time Congestion Mitigation under Supply-side Uncertainties, IEEE ISGT 2021.

C3. Sudipa Mandal, Krushna Gaurkar, Pallab Dasgupta, Aritra Hazra, An RL based Approach for Thermal-Aware Energy Optimized Task Scheduling in Multi-core Processors. *International conference on VLSI Design* 2021: 181-186

C4. Sayandeep Sanyal, Aritra Hazra, Pallab Dasgupta, Scott Morrison, Sudhakar Surendran, and Lakshmanan Balasubramanian, CoveRT: A Coverage Reporting Tool for AMS Designs. *International Conference on VLSI Design* 2020, Bangalore, India.

C5. Sayandeep Sanyal, Aritra Hazra, Pallab Dasgupta, Scott Morrison, Sudhakar Surendran, and Lakshmanan Balasubramanian, The Notion of Cross Coverage in AMS Design Verification, 25th *Asia and South Pacific Design Automation Conference* 2020, Beijing, China.

C6. Sumanta Dey, Pallab Dasgupta, Briti Gangopadhyay, Safety Augmentation in Decision Trees, IJCAI-PRICAI AI Safety Workshop 2020.

C7. Shan Pavan Pani Krishna Garapati, Sayandeep Sanyal, Amit Patra, Pallab Dasgupta, Mayukh Bhattacharya, Fault Vulnerability Ranking of Transistors in Analog Integrated Circuits using AC Analysis, *International Test Conference* India 2020, Bangalore, India.

C8. Sayandeep Sanyal, Amit Patra, Pallab Dasgupta, Mayukh Bhattacharya, A Structured Approach for Rapid Identification of Fault-Sensitive Nets in Analog Circuits, 28th *IEEE Asian Test Symposium* 2019, Kolkata, India.

C9. Briti Gangopadhyay, Siddartha Khastgir, Sumanta Dey, Pallab Dasgupta, Giovanni Montana, Paul Jennings, Identification of Test Cases for Automated Driving Systems Using Bayesian Optimization, *IEEE Intelligent Transportation Systems Conference* (ITSC2019), Auckland, New Zealand.

C10. Sayandeep Saha, S. Nishok Kumar, Sikhar Patranabis, Debdeep Mukhopadhyay, Pallab Dasgupta, ALAFA: Automatic Leakage Assessment for Fault Attack Countermeasures, *Design Automation Conference* 2019, 136:1-136:6, Las Vegas.

C11. Sumana Ghosh, Soumyajit Dey, Pallab Dasgupta, Synthesizing Performance-aware (m,k)-firm Control Execution Patterns under Dropped Samples, *International Conference on VLSI Design* (VLSID), pages 1-6, Jan. 2019, DOI:10.1109/VLSID.2019.00019.

C12. Sayandeep Sanyal, Shan Pavan Pani Krishna Garapati, Amit Patra, Pallab Dasgupta, Mayukh Bhattacharya, Fault Classification and Coverage of Analog Circuits using DC Operating Point and Frequency Response Analysis, In Proc of the 29th *ACM Great Lakes Symposium on VLSI* 2019, Washington DC, USA.

C13. Sayandeep Sanyal, Antara Ain and Pallab Dasgupta, A Machine Learning Approach for Choosing Component Level Conditions for Prognostics of AMS Systems, In Proc. of IEEE ISDCS 2018.

C14. Sayandeep Saha, Dirmanto Jap, Jakub Breier, Shivam Bhasin, Debdeep Mukhopadhyay, Pallab Dasgupta, Breaking Redundancy-Based Countermeasures with Random Faults and Power Side Channel, In Proc. of IEEE Int. Workshop Fault Diagnosis and Tolerance in Cryptography (FDTC), Amsterdam, 2018.

C15. Arghya Mukherjee, Antara Ain, Pallab Dasgupta, Solar Irradiance Prediction from Historical Trends using Deep Neural Networks, In Proc. of IEEE International Conference on Smart Energy Grid Engineering, Oshawa, Canada, August 2018.

C16. Antara Ain, Akshay Mambakam, and Pallab Dasgupta, Feature Based Coverage Analysis of AMS Circuits, In Proc. of *IEEE Computer Society Annual Symposium on VLSI* (ISVLSI), Hong Kong, July 2018.

C17. Sudipa Mandal, Aritra Hazra, Pallab Dasgupta, and C R Mohan, Formal Methods for Coverage Analysis of Power Management Logic with Mixed-Signal Components, In Proc. of *International Conference on VLSI Design* 2018, 37-42, 2018.

C18. Antonio Anastasio Bruto da Costa, Shriya Dharade, Sudipa Mandal and Pallab Dasgupta, AMS-Miner: Mining AMS Assertions using Interval Arithmetic. In Proc. of *International Conference on VLSI Design* 2018, 404-409, 2018.

C19. Antonio Anastasio Bruto da Costa, Pallab Dasgupta, Generating AMS Behavioral Models with Formal Guarantees on Feature Accuracy, In Proc of *International Conference on VLSI Design* 2017: 233-238, 2017.

C20. Sudipa Mandal, Antonio Anastasio Bruto da Costa, Aritra Hazra, Pallab Dasgupta, Bhushan Naware, Chunduri Rama Mohan, Sanjib Basu. Formal Verification of Power Management Logic with Mixed-Signal Domains, In Proc. of *International Conference on VLSI Design* 2017: 239-244, 2017.

C21. Antara Ain, Akshay Mambakam, Pallab Dasgupta, Siddhartha Mukhopadhyay, Feature Based Identification of Transmission Line Faults by Synchronous Monitoring of PMUs, In Proc. of *International Conference on VLSI Design* 2017: 245-250, 2017.

C22. Sayandeep Saha, Ujjawal Kumar, Debdeep Mukhopadhyay and Pallab Dasgupta, An Automated Framework for Exploitable Fault Identification in Block Ciphers – A Data Mining Approach. *PROOFS 2017*: 6th International Workshop on Security Proofs for Embedded Systems, 2017.

C23. Antonio Anastasio Bruto da Costa, Pallab Dasgupta, ForFET: A Formal Feature Evaluation Tool for Hybrid Systems (Tool Paper), In Proc. of ATVA, October 2017.

C24. Antara Ain, Sayandeep Sanyal, Pallab Dasgupta, A Framework for Automated Feature Based Mixed-Signal Equivalence Checking, In Proceedings of VLSI Design and Test, 2017.

C25. Shiladitya Ghosh, Pallab Dasgupta, Chittaranjan Mandal, Alok Katiyar. *Formal Verification of Movement Authorities in Automatic Train Control Systems*. In proceedings of the IET International Conference on Railway Engineering, 2016.

C26. Majid Zamani, Soumyajit Dey, Sajid Mohamed, Pallab Dasgupta and Manuel Mazo Jr., Scheduling of Controllers' Update-rates for Residual Bandwidth Utilization. In Proc. of **FORMATS 2016**.

C27. Pradeep Rengaswamy, Gurunath Reddy M, K. Sreenivasa Rao, Pallab Dasgupta. A Robust Non-Parametric and Filtering Based Approach for Glottal Closure Instant Detection. In Proc. of **INTERSPEECH 2016**, ISCA, San Francisco, California, 2016.

C28. Antonio Bruto Da Costa, Pallab Dasgupta, Goran Frehse. Formal Feature Analysis of Hybrid Automata. In Proc. of **IEEE MEMOCODE**, 2016.

C29. Sumana Ghosh and Pallab Dasgupta, Formal Methods for Pattern Based Reliability Analysis in Embedded Systems, In Proc. of **International Conference on VLSI Design**, 2015.

C30. Antara Ain and Pallab Dasgupta, Monitoring AMS Simulation: From Assertions to Features, In Proc. of **International Conference on VLSI Design**, 2015.

C31. R. Pradeep, Prasenjit Dhara, K. S. Rao, Pallab Dasgupta. Raga identification based on Normalized Note Histogram features, ICACCI, 1491-1496, 2015

C32. Rajorshee Raha, Soumyajit Dey, Pallab Dasgupta. Adaptive Sharing of Sampling Rates among Software Based Controllers, IEEE Multiconference on Systems and Control (MSC), Sydney, 2015.

C33. Saikat Dutta, Soumi Chattopadhyay, Ansuman Banerjee, Pallab Dasgupta. A new approach for minimal environment construction for modular property verification, Proc. of **Asian Test Symposium**, 2015.

C34. Kajori Banerjee, Pallab Dasgupta, Acceptance and Random Generation of Event Sequences under Real Time Calculus constraints, In Proc of of **Design Automation and Test in Europe** (DATE), Dresden, 2014.

C35. Rajorshee Raha, Aritra Hazra, Akash Mondal, Soumyajit Dey, Partha Pratim Chakrabarti and Pallab Dasgupta. Synthesis of Sampling Modes for Adaptive Control, IEEE International Conference on Control System, Computing and Engineering, 2014.

C36. Santhosh Prabhu M and Pallab Dasgupta, Model Checking Controllers with Predicate Inputs, In Proc. of **International Conference on VLSI Design**, 2013.

C37. Rajdeep Mukherjee, Pallab Dasgupta, Ajit Pal and Subhankar Mukherjee, Formal Verification of Hardware/Software Power Management Strategies, In Proc. of **International Conference on VLSI Design**, 2013.

C38. Kajori Banerjee, Santhosh Prabhu M and Pallab Dasgupt, Debugging Assertion Failures in Software Controllers using a Reference Model, In Proc. of 6th India Software Engineering Conference (ISEC), 2013.

C39. Rajdeep Mukherjee, Subhankar Mukherjee and Pallab Dasgupta, Model Checking of Global Power Management Strategies in Software with Temporal Logic Properties, In Proc. of 6th India Software Engineering Conference (ISEC), 2013.

C40. Priyankar Ghosh, Amit Sharma, P. P. Chakrabarti, Pallab Dasgupta. Algorithms for Generating Ordered Solutions for Explicit AND/OR Structures: Extended Abstract in 23rd **International Joint Conference on Artificial Intelligence** (IJCAI), pp. 3156-3160, 2013.

C41. Santhosh Prabhu M, Aritra Hazra, Pallab Dasgupta and P. P. Chakrabarti, Handling Fault Detection Latencies in Automata-based Scheduling for Embedded Control Software, In Proc. of IEEE Multi-Conference on Systems and Control (MSC), August 2013.

C42. Priyankar Ghosh, P. P. Chakrabarti, Pallab Dasgupta. Ordered Solution Generation for Implicit AND/OR Search Spaces, In PReMI, 2013.

C43. Aritra Hazra, Pallab Dasgupta, Ansuman Banerjee and Kevin Harer, Formal Methods for Coverage Analysis of Architectural Power States in Power-Managed Designs, In Proc. of 17th **Asia and South Pacific Design Automation Conference** (ASP-DAC), pp. 585-590, Sydney, January 2012.

C44. Srobona Mitra, Ansuman Banerjee and Pallab Dasgupta, Formal Methods for Ranking Counterexamples Through Assumption Mining, In Proc. of **Design Automation and Test in Europe** (DATE), Dresden, 2012.

C45. Debjit Pal, Pallab Dasgupta and Siddhartha Mukhopadhyay. A Library for Passive Online Verification of Analog and Mixed-Signal Circuits, In Proc. of **International Conference on VLSI Design**, pp. 364-369, January 2012.

C46. Priyankar Ghosh, P. P. Chakrabarti and Pallab Dasgupta.Anytime Algorithms for Biobjective Heuristic Search, Accepted for publication in the 25th Australasian Joint Conference on Artificial Intelligence, December 2012.

C47. Kamalesh Ghosh, Pallab Dasgupta and S. Ramesh, Planning with Action Prioritization and new Benchmarks for Classical Planning, Accepted for publication in the 25th Australasian Joint Conference on Artificial Intelligence, December 2012.

C48. Sourasis Das, Ansuman Banerjee and Pallab Dasgupta, A Generalized Theory for Formal Assertion Coverage, Accepted for publication in the IEEE **Asian Test Symposium** (ATS), 2012.

C49. Aritra Hazra, Priyankar Ghosh and Pallab Dasgupta, Reliability Annotations to Formal Specifications of Context-Sensitive Safety Properties in Embedded Systems, Accepted for publication in the Forum on Specification and Design Languages (FDL), September 2012.

C50. Rajdeep Mukherjee, Priyankar Ghosh, Neerati Sravan Kumar, Pallab Dasgupta and Ajit Pal, Multi-Objective Low-power CDFG Scheduling using Fine-Grained DVS Architecture in Distributed Framework, Accepted for publication in International Symposium on Electronic System Design (ISED), 2012.

C51. Priyankar Ghosh, P. P. Chakrabarti and Pallab Dasgupta, Execution Ordering in AND/OR Graphs with Failure Probabilities, In the 5th Annual Symposium on Combinatorial Search (SOCS), July 2012.

C52. Rajdeep Mukherjee, Priyankar Ghosh, Pallab Dasgupta and Ajit Pal, Operator Scheduling Revisited : A Multi-Objective Perspective for Fine-Grained DVS Architecture, In the 2nd International Conference on Advances in Computing and Information Technology (ACITY), pp. 633-648, 2012.

C53. Arun Dobriyal, Rahul Gonnabattula, Pallab Dasgupta and Chittaranjan Mandal, Workload Driven Power Domain Partitioning, In VLSI Design and Test (VDAT) Conference, pp. 147-155, 2012.

C54. Subhankar Mukherjee and Pallab Dasgupta. Auxiliary State Machines and Auxiliary Functions: Constructs for Extending AMS Assertions, In the proceedings of **International Conference on VLSI Design,** 2011.

C55. Anvesh Komuravelli, Srobona Mitra, Ansuman Banerjee and Pallab Dasgupta, Backward Reasoning with Formal Properties: A Methodology for Bug Isolation on Simulation Traces, In Proceedings of **Asian Test Symposium** (ATS), pp. 238-243, November 2011.

C56. Priyankar Ghosh, Aritra Hazra, Niraj Bhilegaonkar, Pallab Dasgupta, Chittaranjan Mandal and Krishna Paul, POWER-SIM : An SOC Simulator for Estimating Power Profiles of Mobile Workloads, In Proc. of International Symposium on Electronic System Design (ISED), pp.273-278, December 2011.

C57. Manoj Dixit, S Ramesh and Pallab Dasgupta. Taming the Component Timing: A CBD Methodology for Real-time Embedded Systems, In the proceedings of **Design Automation and Test in Europe** 2010, Dresden, Germany.

C58. Aritra Hazra, Srobona Mitra, Pallab Dasgupta, Ajit Pal, Debabrata Bagchi and Kaustav Guha. Leveraging UPF-Extracted Assertions for Modeling and Formal Verification of Architectural Power Intent, In the Proceedings of **Design Automation Conference** (DAC), June 2010, Anaheim, California, USA.

C59. Arijit Mondal, P. P. Chakrabarti, Pallab Dasgupta. Accelerating Synchronous Sequential Circuits using an Adaptive Clock, In the proceedings of **International Conference on VLSI Design** 2010.

C60. Aritra Hazra, Priyankar Ghosh, Pallab Dasgupta, P. P. Chakrabarti. Coverage Management with Inline Assertions and Formal Test Points, In the proceedings of **International Conference on VLSI Design** 2010.

C61. Padmalochan Bera, Pallab Dasgupta, S. K. Ghosh. A Spatio-temporal Role-based Access Control Model for Wireless LAN Security Policy Management, Accepted for publication in the Proceedings of 4th International Conference on Information Systems, Technology and Management (ICIS TM-10), March 2010.

C62. Priyankar Ghosh and Pallab Dasgupta. A Formal Method for Detecting Semantic Conflicts in Protocols between Services with Different Ontologies, In Proc. Of International Conference on Web & Semantic Technology (WeST), 2010.

C63. Padmalochan Bera, Soumya Maity, S K Ghosh and Pallab Dasgupta. A Query based formal security analysis framework for enterprise LAN, In the Proceedings of 10th International Conference on Computer and Information Technology 2010 (CIT 2010), June 2010.

C64. Antara Ain and Pallab Dasgupta. Auto-Generation of AMS Behavioral Models in Different Languages from Hybrid Automata, In the Proceedings of IEEE TechSym, April 2010.

C65. Srobona Mitra, Antara Ain, Priyankar Ghosh and Pallab Dasgupta. A Study of Modeling Techniques in use in Digital and Mixed-Signal Domains for Semi-Formal Verification, In the Proceedings of IEEE TechSym, April 2010.

C66. Subhankar Mukherjee, Antara Ain, Subrat K. Panda, Rajdeep Mukhopadhyay, Pallab Dasgupta, A Formal Approach for Specification-Driven AMS Behavioral Model Generation, In the proceedings of **Design Automation and Test in Europe** 2009, Nice, France.

C67. Aritra Hazra, Priyankar Ghosh, Pallab Dasgupta, P.P. Chakrabarti, Inline Assertions - Embedding Formal Properties in a Test Bench, **International Conference on VLSI Design** 2009.

C68. Srobona Mitra, Priyankar Ghosh, Pallab Dasgupta, P. P. Chakrabarti, Incremental Verification Techniques for an Updated Architectural Specification, In INDICON Conference, December 2009.

C69. Priyankar Ghosh, Srobona Mitra, Pallab Dasgupta. A Novel Methodology to Assist Client Side Testing of Interactive Web Applications, In International Conference on Information Technology (ICIT), December 2009.

C70. Padmalochan Bera, Pallab Dasgupta, S. K. Ghosh. Formal Verification of Security Policy Implementations in Enterprise Networks, In the 5th International Conference of Information System Security (ICISS), December 2009.

C71. Padmalochan Bera, Pallab Dasgupta, S. K. Ghosh. Fault Analysis of Security Policy Implementations in Enterprise Networks, In International Conference on Networks & Communications (NetCoM), December 2009.

C72. Priyankar Ghosh, B. Ramesh, Ansuman Banerjee, Pallab Dasgupta. Abstraction Refinement for State Space Partitioning based on Auxiliary State Machines, In IEEE TENCON Conference, November 2009.

C73. Subhankar Mukherjee, Pallab Dasgupta. Incorporating Local Variables in Mixed-Signal Assertions, In IEEE TENCON Conference, November 2009.

C74. Sourasis Das, Pallab Dasgupta, Ansuman Banerjee, P. P. Das. Directed Automated Symbolic Verification Of Formal Properties With Local Variables, In IEEE TENCON Conference, November 2009.

C75. Subhankar Mukherjee, Subrat K. Panda, Pallab Dasgupta. Assertion-Based Verification of Mixed-Signal Behaviors with Sampling Clock, In the proceedings of SNUG India 2009.

C76. Padmalochan Bera, Pallab Dasgupta, S. K. Ghosh. A Verification Framework for Analyzing Security Implementations in an Enterprise LAN, In Proceedings of IEEE International Advance Computing Conference (IACC), 1008-1015, March 2009.

C77. P. Worah, Ansuman Banerjee, P.P. Chakrabarti, Pallab Dasgupta, Quantified UML Collaboration Diagrams, VLSI Design and Test Symposium, Bangalore, India, (2008).

C78. Ansuman Banerjee, K. Datta, Pallab Dasgupta, CheckSpec: A Tool for Consistency and Coverage Analysis of Assertion Specifications, *Lecture Notes in Computer Science*, Sringer Verlag, Vol 5311, 228—233, In Proc. of **Advanced Technology for Verification and Analysis** (ATVA), Seoul, Korea, (2008).

C79. Ansuman Banerjee, Sayak Ray, Pallab Dasgupta, P.P. Chakrabarti, S. Ramesh, P.V.V. Ganesan, Dynamic Assertion-based Verification Platform for UML Statecharts over Rhapsody, *Lecture Notes in Computer Science*, Sringer Verlag, Vol 5311, 222—227, In Proc. of **Advanced Technology for Verification and Analysis** (ATVA), Seoul, Korea, (2008).

C80. Suchismita Roy, P.P. Chakrabarti, P.Dasgupta, Bounded Delay Timing Analysis using Boolean Satisfiability, *In Proc. of **International Conference on VLSI Design**, 2007.*

C81. Sayak Ray, P.Dasgupta, P.P. Chakrabarti, A New Pseudo-Boolean Satisfiability based Approach to Power Mode Schedulabity Analysis, *In Proc. of **International Conference on VLSI Design**, 2007.*

C82. A. Nandi, B. Pal, P.Dasgupta, Debugging Assume-Guarantee Specifications for Compositional Verification. *In Proc. of IEEE VDAT,* 2007.

C83. A. Banerjee, P.Dasgupta, P.P. Chakrabarti, On the realizability of specifications having auxiliary state machines and GR(1) LTL. *In Proc. of IEEE VDAT* 2007.

C84. Arijit Mondal, P.Dasgupta, P.P. Chakrabarti, Timing analysis of sequential circuits using symbolic event propagation. *In Proc. of International Conference on Computing: Theory and Applications, Platinum Jubilee conference of ISI Kolkata, 2007.*

C85. S.Das, P.P. Chakrabarti, P.Dasgupta, Instruction set extension exploration using Decomposable Heuristic Search, In Proc. of **International Conference on VLSI Design**, 2006.

C86. P.Basu, S.Das, P.Dasgupta, and P.P. Chakrabarti, Discovering input assumptions in specification refinement coverage. ***Asia South Pacific Design Automation Conference***, Yokohama, Japan, 2006.

C87. S.Das, P.Basu, P.Dasgupta, P.P. Chakrabarti, What lies between Design Intent Coverage and Model checking? ***Design Automation and Test in Europe***, Munich, Germany, 2006.

C88. S.Das, R.Mohanty, P.Dasgupta and P.P.Chakrabarti, Synthesis of System Verilog Assertions. ***Design Automation and Test in Europe***, Munich, Germany, 2006.

C89. A. Banerjee, B.Pal, S.Das, A. Kumar, P.Dasgupta, Test Generation Games from Formal Specifications, In Proc. of ***Design Automation Conference*** (DAC), San Francisco, 2006.

C90. B.Pal, A.Nandi, P.Dasgupta, P.P. Chakrabarti, A Debugging Utility for Assertion-based Protocol Verification, In Proc. of EAIT, 2006.

C91. D. Chakraborty, P.P. Chakrabarti, P.Dasgupta. Exact method for estimating Expected Settling Power in Sequential Circuits, In Proc. of VDAT 2006.

C92. A. Nandi, B.Pal, P.Dasgupta, P.P. Chakrabarti, Automatic Test Generation for Temporal Coverage Points using a Stochastic Tree Model, In Proc. of VDAT 2006.

C93. A. Kumar, S. Das, P.Dasgupta, P.P. Chakrabarti, Detecting faults at the time they occur, In Proc. of VDAT 2006.

C94. D.Chakraborty, P.P. Chakrabarti, A. Mondal, and P.Dasgupta, A framework for estimating peak power in gate-level circuits, In International workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS), Montpellier, France, 2006.

C95. Bhaskar Pal, P. Dasgupta, Partha P. Chakrabarti, Property Driven Test Generation in Absence of Direct Interface, In Proc. of IEEE INDICON 2006, Sept. 15-17, 2006, New Delhi, India.

C96. Sayak Ray, P.Dasgupta, P.P. Chakrabarti, Formal Verification of Power Scheduling Policies for Battery Powered Mobile Systems, In Proc. of IEEE INDICON 2006, Sept. 15-17, 2006, New Delhi, India.

C97. S. Roy, S. Das, P. Basu, P. Dasgupta, P.P. Chakrabarti, SAT based solutions for Consistency Problems in Formal Property Specifications for Open Systems. ***International Conference on Computer Aided Design***, San Jose, California, 2005.

C98. P. Basu, P. Dasgupta, P.P. Chakrabarti, Syntactic Transformation of Assume-Guarantee Assertions: From Sub-modules to Modules. In Proceedings of ***International Conference on VLSI Design***, 2005.

C99. S. Das, A. Banerjee, P. Basu, P. Dasgupta, P.P. Chakrabarti, C.R. Mohan, L. Fix, Formal Methods for Analyzing the Completeness of an Assertion Suite against a High-Level Fault Model. In Proceedings of ***International Conference on VLSI Design***, 2005.

C100. P. Basu, S. Das, A. Banerjee, P. Dasgupta, P.P. Chakrabarti, Test Plan Coverage by Formal Property Verification. VDAT 2005.

C101. S. Das, P. Basu, P. Dasgupta, P.P. Chakrabarti, Syntax-driven Approximate Coverage Analysis for an Assertion Suite against a High-Level Fault Model. VDAT 2005.

C102. S. Roy, P. Dasgupta, P.P. Chakrabarti, Bounded Model Checking for OpenLTL. VDAT 2005.

C103. B. Pal, A. Nandi, S. Ray, A. Banerjee, P. Dasgupta, P.P. Chakrabarti, Scoreboard Directed Dynamic Constraint Modification for Higher Simulation Coverage, In Proceedings of SNUG, 2005.

C104. A. Nandi, B. Pal, N. Chhetan, P. Dasgupta, P.P. Chakrabarti, H-DBUG: A High-level Debugging Framework for Protocol Verification using Assertions. In Proceedings of INDICON, 2005.

C105. A. Banerjee, S. Chakravorty, B. Pal, P. Dasgupta, Interactive Test-Bench Synthesis for Assertion-Based Verification. In Proceedings of INDICON, 2005.

C106. S. Das, P. Basu, A. Banerjee, P. Dasgupta, P.P. Chakrabarti, C.R. Mohan. L. Fix, R. Armoni, Formal Verification Coverage: Computing the Coverage Gap between Temporal Specifications. In *International Conference on Computer Aided Design*, San Jose, California, 2004.

C107. P. Basu, S. Das, P. Dasgupta, P.P. Chakrabarti, C.R. Mohan. L. Fix, Formal Verification Coverage: Are the RTL Properties Covering the Design's Architectural Intent? In *Design Automation and Test in Europe* 2004, Paris.

C108. A. Banerjee, P. Dasgupta, P.P. Chakrabarti Formal Verification of Modules under Real Time Environment Constraints, In Proceedings of *International Conference on VLSI Design*, 2004.

C109. P. Basu, P. Dasgupta, P.P. Chakrabarti, Chunduri R. Mohan, Property Refinement Techniques for Enhancing Coverage of Formal Property Verification, In Proceedings of *International Conference on VLSI Design*, 2004.

C110. K. Chatterjee, P.Dasgupta, and P.P.Chakrabarti, Complexity of Compositional Model Checking of Computation Tree Logic on Simple Structures. In Proceedings of IWDC, 2004 (102-113).

C111. A. Banerjee, B. Pal, K.Chaitanya, P. Dasgupta, P.P. Chakrabarti, M. Jha. Assertion-based Verification: Have I written Enough Properties? In IEEE INDICON 2004.

C112. B.Pal, A.Banerjee, K.Chaitanya, P. Dasgupta, P.P. Chakrabarti, A Simulation Coverage Metric for Analyzing the Behavioral Coverage of an Assertion Based Verification IP. In VDAT, 2004.

C113. P. Roy, P. Dasgupta, P.P. Chakrabarti, An Assertion-based Language for Generating Test Sequences for Complex Temporal Behavior. In VDAT, 2004.

C114. A. Banerjee, B. Pal, P. Dasgupta, P.P. Chakrabarti, M. Jha. E. Cerny, Design Issues for Assertion-Based Verification IPs: The OVA Experience. In SNUG 2004, Bangalore, India.

C115. B. Pal, A. Banerjee, P. Dasgupta, P.P. Chakrabarti, The BUSpec Platform for Automated Generation of Verification Aids for Standard Bus Protocols. In *MEMOCODE* 2004, San Diego, California.

C116. A. Banerjee, P. Dasgupta, P.P. Chakrabarti, Open Computation Tree Logic With Fairness. In Proc. of IEEE International Symposium on Circuits and Systems (ISCAS) 2003, Bangkok 2003.

C117. P.Dasgupta, A. Chakrabarti, P.P.Chakrabarti. Open Computation Tree Logic for Formal Verification of Modules. *In Proc. of Asia South Pacific Design Automation Conference,* 2002.

C118. A. Chakrabarti, P.Dasgupta, P.P.Chakrabarti and A. Banerjee. Formal Verification of Module Interfaces against Real Time Specifications. *In Proc. of Design Automation Conference (DAC), New Orleans, 2002.*

C120. P.Dasgupta, P.P. Chakrabarti, Amit Nandi, Sekar Krishna and Arindam Chakrabarti. Abstraction of word-level linear arithmetic functions from bit-level component descriptions. In *Proc. of Design Automation and Test in Europe (DATE)*, Munich, Germany, 2001.

C121. A.C. Patthak, I. Bhattacharya, A. Dasgupta, P.P. Chakrabarti and P.Dasgupta. Verification of Concurrent Communicating Systems in Boolean SDL. In *Proc. of Intell. Comput and VLSI*, 2001.

C122. S. Sriram, R. Tandon, P.Dasgupta and P.P.Chakrabarti. Symbolic verification of boolean constraints over partially specified functions. *IEEE International Symposium on Circuits and Systems (ISCAS 2001)*, Sydney, Australia, 2001.

C123. Jatindra K. Deka, S. Chaki, P.Dasgupta and P.P.Chakrabarti. Abstractions for Model Checking of Event Timings. *IEEE International Symposium on Circuits and Systems (ISCAS 2001)*, Sydney, Australia, 2001.

C124. K. Chatterjee, P.Dasgupta and P.P.Chakrabarti. Weighted Quantified Computation Tree Logic. *In Proc. of CIT'01: International Conf. On Information Technology,* India 2001.

C125. Sudeshna Sarkar, P.P.Chakrabarti, Rajdeep Niyogi and P.Dasgupta. Specification of Planning Goals in Branching Time Logics in Stochastic Systems. In *Proc. of KBCS-2000, Int. Conf. on Knowledge Based Computer Systems*, 2000.

C126. Jatindra K. Deka, P.Dasgupta and P.P. Chakrabarti. A comparative analysis of BDD-based and rule-based reachability problems for Cellular Automata. In *Proc. of ICCCD 2000*, 2000.

C127. Pankaj Chauhan, P.Dasgupta and P.P.Chakrabarti. Exploiting isomorphism for compaction and faster simulation of binary decision diagrams. In *Proc. of **International Conference on VLSI Design**,* 1999.

C128. J.K.Deka, P.Dasgupta and P.P.Chakrabarti. An Efficiently Checkable Subset of TCTL for Formal Verification of Transition Systems with Delays. In *Proc. of IEEE **International Conference on VLSI Design**,* 1999, 294-299.

C129. P.P.Chakrabarti, P.Dasgupta, P.P.Das, Arnob Roy, Shuvendu Lahiri, and Mrinal Bose. Controlling State Explosion in Static Simulation by Selective Composition. In *Proc. of VLSI Design'99, ACM/IEEE **International Conference on VLSI Design***, 1999, 226-231.

C130. Prashanti Das, D.Das, and P.Dasgupta. Adaptive algorithms for scheduling static task graphs in dynamic distributed systems. *Lecture Notes in Computer Science*, Sringer Verlag, Vol 1745, pp 143-150. Proceedings of HiPC'99, (1999).

C131. P.Dasgupta, P.P.Chakrabarti, A.Dey, S.Ghose, and W.Bibel. A Heuristic Search approach to effectively solve Constraint Optimization Problems from Logical Specifications. In *Proc. of KBCS-98,* 1998, 39-49.

C132. Dibyendu Das, P.Dasgupta and P.P.Das. A new method for transparent fault tolerance of distributed programs on a network of workstations using alternative schedules. *Proc. of IEEE 3rd International Conf. on Algorithms and Architectures for Parallel Processing (ICA3PP),* Melbourne, Australia, 1997.

C133. P.Dasgupta, P.P.Chakrabarti and S.C.DeSarkar. A new competitive algorithm for Agent Searching in Unknown Streets. *Lecture Notes on Computer Science*, Springer Verlag, Vol 1180, pp 147-155. Proceedings of the 16th **FST & TCS conference** (1996).

C134. P.Dasgupta, P.P.Chakrabarti and S.C.DeSarkar. A near optimal strategy for the extended cow-path problem in the presence of relative errors. *Lecture Notes on Computer Science*, Springer Verlag, Vol 1026, pp 22-36. Proceedings of the 15th **FST & TCS conference** (1995).

C135. P.Dasgupta, P.P.Chakrabarti and S.C.DeSarkar. Game Tree Search under a Partial Order. *Proc. of 4th National Seminar on Theoretical Computer Science*, Kanpur, India, pp 40-52, 1995.

C136. P.Dasgupta, P.Mitra, P.P.Chakrabarti and S.C.DeSarkar. Multiobjective Search in VLSI Design. VLSI'94, *Proc. of 7th IEEE **International Conference on VLSI Design***, Calcutta, India, pp 395-400, 1994.

C137. P.Dasgupta and P.P.Chakrabarti. Heuristic search using multiple objectives. *Proc. of 3rd National Seminar on Theoretical Computer Science*, Kharagpur, India, pp 352-364, 1994.